## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Confirmation No.:5782

Mulder et al.

Art Unit: 2816

Appl. No.: To Be Assigned

(Cont. of Appl. No.: 10/158,193; Filed: May

Examiner: To Be Assigned

31, 2002)

Filed: Herewith (November 25, 2003)

Atty. Docket: 1875.2800001/RES/GSB

For:

Class AB Digital to Analog Converter/Line Driver

## **Information Disclosure Statement**

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

Listed on accompanying Form PTO-1449 are documents that may be considered material to the examination of this application, in compliance with the duty of disclosure requirements of 37 C.F.R. §§ 1.56, 1.97 and 1.98.

Where the publication date of a listed document does not provide a month of publication, the year of publication of the listed document is sufficiently earlier than the effective U.S. filing date and any foreign priority date so that the month of publication is not in issue. Applicants have listed publication dates on the attached PTO-1449 based on information presently available to the undersigned. However, the listed publication dates should not be construed as an admission that the information was actually published on the date indicated.

Applicants reserve the right to establish the patentability of the claimed invention over any of the information provided herewith, and/or to prove that this information may not

- 2 - Docket No.: 1875.2800000/RES/GSB

Appl. No.: To Be Assigned

be prior art, and/or to prove that this information may not be enabling for the teachings purportedly offered.

This statement should not be construed as a representation that a search has been made, or that information more material to the examination of the present patent application does not exist. The Examiner is specifically requested not to rely solely on the material submitted herewith.

Applicants have checked the appropriate boxes below.

- □ 1. Statement under 37 C.F.R. 1.704(d). Each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart application and this communication was not received by any individual designated in 37 C.F.R. § 1.56(c) more than thirty days prior to the filing of this information disclosure statement.
- □ 3. Filing under 37 C.F.R. § 1.97(c). This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a Final Rejection, or Notice of Allowance, or an action that otherwise closes prosecution in the application.
  - □ a. Statement under 37 C.F.R. § 1.97(e)(1). I hereby state that each item of information contained in this Information Disclosure Statement was

Appl. No.: To Be Assigned

first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(1).

- □ b. Statement under 37 C.F.R. § 1.97(e)(2). I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2).
- □ c. Attached is our PTO-2038 Credit Card Payment Form [OR] Check No.
  \_\_\_\_\_\_ in the amount of \$ \_\_\_\_\_\_ in payment of the fee under 37
  C.F.R. § 1.17(p).
- □ 4. Filing under 37 C.F.R. § 1.97(d) This Information Disclosure Statement is being filed more than three months after the U.S. filing date and after the mailing date of a Final Rejection or Notice of Allowance, but before payment of the Issue Fee. Attached is our PTO-2038 Credit Card Payment Form [OR] Check No. \_\_\_\_\_ in the amount of \$ \_\_\_\_\_ in payment of the fee under 37 C.F.R. § 1.17(p); in addition:
  - □ a. Statement under 37 C.F.R. § 1.97(e)(1). I hereby state that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(1).
  - □ b. Statement under 37 C.F.R. § 1.97(e)(2). I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more

- 4 - Docket No.: 1875.2800000/RES/GSB

Appl. No.: To Be Assigned

than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2).

□ 5. The document(s) was/were cited in a search report by a foreign patent office in a counterpart foreign application. Submission of an English language version of the search report that indicates the degree of relevance found by the foreign office is provided in satisfaction of the requirement for a concise explanation of relevance. 1138 OG 37, 38.

□ 6. A concise explanation of the relevance of the non-English language document(s) appears below:

It is respectfully requested that the Examiner initial and return a copy of the enclosed PTO-1449, and indicate in the official file wrapper of this patent application that the documents have been considered.

The U.S. Patent and Trademark Office is hereby authorized to charge any fee deficiency, or credit any overpayment, to our Deposit Account No. 19-0036.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.

George S. Bardmesser Attorney for Applicants Registration No. 44,020

Date: 1/23/03 1100 New York Avenue, N.W. Washington, D.C. 20005-3934 (202) 371-2600

FO	RM PTO-1449	
INFORMATION	DISCLOSURE	STATEMENT

ATTY. DOCKET NO. 1875.2800001	APPLICATION NO. To Be Assigned		
APPLICANT Mulder et al.			
FILING DATE	GROUP		

				<u> </u>	S. PATENT DOCUMENTS			
EXAMINER INITIAL			CUMENT MBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA1	6,2	259,745 B1	07/2001	Chan	375	285	
	AB1	5,5	554,943	09/1996	Moreland	327	65	
	AC1	5,1	118,971	06/1992	Schenck	326	32	
	AD1	5,0	006,727	04/1991	Ragosch et al.	327	65	
	AE1	4,9	959,563	09/1990	Schenck	326	32	
	AF1	3,8	346,712	11/1974	Kiko	330	30	
	AG1							
	AH1							
	AI1							
	AJ1	1						
	AK1	İ						
· · · · · · · · · · · · · · · · · · ·				FORE	IGN PATENT DOCUMENTS		<u> </u>	
XAMINER	7			T	Total Documents			
NITIAL			CUMENT MBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATIO
	AL1							Ye
	AM1							Y
	AN1		•					У
	A01							Ye
	AP1		-					∴ <b>Y</b> 0
-			OTHER (Inc.	luding Autho	r, Title, Date, Pert	inent Pages, etc.	)	
	AR	1	Digital C	and Gray, P onverter," <i>I</i> pp. 599-606	P.R., "A 1.5-V, 10-bi EEEE Journal of Solid	t, 14.3-MS/s CMOS -State Circuits,	Pipeline IEEE, Vol.	Analog-to- 34, No. 5,
	Brandt, B.P. and Lutsky, J., "A 75-mW, 10-b, 20-MSPS CMOS Subranging A 9.5 Effective Bits at Nyquist," <i>IEEE Journal of Solid-State Circuits</i> , I 34, No. 12, December 1999, pp. 1788-1795.							g ADC with , IEEE, Vol.
	AT	1	Bult, Kla. mm²," <i>IEE</i> pp. 1887-	E Journal of	ald, Aaron, "An Embe Solid-State Circuit	dded 240-mW 10-b : s, IEEE, Vol. 32,	50-MS/s CM No. 12, D	OS ADC in 1- ecember 1997
XAMINER	. I	<b></b> _	1			DATE CONS	SIDERED	

FORM	PTO-1449

## INFORMATION DISCLOSURE STATEMENT

communication to Applicant.

ATTY. DOCKET NO. 1875.2800001	APPLICATION NO. To Be Assigned
APPLICANT Mulder et al.	
FILING DATE Herewith	GROUP To Be Assigned

				U.S.	PATENT DOCUMENTS					
EXAMINER INITIAL		DOC	UMENT BER	DATE	NAME		CLASS	SUB- CLASS	FILING DATE	
	AA2				-			1		
	AB2			*	· · · · · · · · · · · · · · · · · · ·					
	AC2							<u> </u>		
	AD2	1						1		
	AE2	1						1		
	AF2		**					1		
	AG2									
	AH2									
	AI2									
	AJ2				-					
	AK2									
		<u> </u>		FOREIG	ON PATENT DOCUMENTS				<u> </u>	
EXAMINER INITIAL		DOC:	UMENT BER	DATE	COUNTRY		CLASS	SUB- CLASS	TRANSLATION	
	AL2						-		Yes No	
									Yes	
	AM2			+					No	
	AN2								Yes No	
	A02								Yes No	
	AP2								Yes	
	AFZ	<u> </u>	OMVED (To-	1	, Title, Date, Perti		\	_!	No.	
	AR	<u>2</u>	Cho, T.B.	and Gray, P.1	R., "A 10 b, 20 Msam State Circuits, IEEE	ple/s, 35	mW Pipe	line A/D (	Converter," 95, pp. 166-	
	AS	2	Backgroun	Choe, M-J. et al., "A 13-b 40-Msamples/s CMOS Pipelined Folding ADC with Background Offset Trimming," <i>IEEE Journal of Solid-State Circuits</i> , IEEE, Vol. No. 12, December 2000, pp. 1781-1790.						
	AT	2	Choi, M. Journal c 1858.	and Abidi, A., f Solid-State	, "A 6-b 1.3-Gsample, Circuits, IEEE, Vol	/s A/D Co . 36, No.	onverter 12, Dec	in 0.35-μm ember 2001	n CMOS," <i>IEEE</i> ., pp. 1847-	
EXAMINER					-W-1	D	ATE CONS	IDERED		

FORM PTO-1449	
INFORMATION DISCLOSURE	STATEMENT

communication to Applicant.

ATTY. DOCKET NO.	APPLICATION NO.
1875.2800001	To Be Assigned
APPLICANT Mulder et al	
FILING DATE	GROUP
Herewith	To Be Assigned

				σ.	S. PATENT DO	CUMENTS			
EXAMINER INITIAL			CUMENT (BER	DATE	NAME	-	CLASS	SUB- CLASS	FILING DATE
	AA3				-				
	AB3								
	AC3								
	AD3								
	AE3			_					
	AF3								
	AG3	ļ	<del></del>						
<del></del>	АН3		·						
	AI3								
•	AJ3								- <del></del>
	AK3							<u></u>	
	<del></del>			FOR	EIGN PATENT D	OCUMENTS		<u> </u>	
EXAMINER INITIAL			CUMENT IBER	DATE	COUNTRY		CLASS	SUB- CLASS	TRANSLATION
	AL3								Yes No
	AM3								Yes No
	AN3			· ·					Yes
			·			<u> </u>		<u> </u>	No Yes
<del></del>	AO3							<u> </u>	No Yes
	AP3								No
	т	Γ -	OTHER (In	cluding Author	or, Title, Da	te, Pertinent	Pages, etc.)		
	AR	<u>3</u>	Flynn, M ADC," <i>IE</i> pp. 1932	EE Journal o	n, B., "A 400 f Solid-State	-Msample/s, 6	-b CMOS Foldi EE, Vol. 33,	ng and In No. 12, D	terpolating ecember 1998,
	AS	<u>3</u>	Geelen, State Ci	G., "A 6b 1. rcuits Confe	1GSample/s CM rence, IEEE,	OS A/D Conver 2001, pp. 128	ter," IEEE In -129 and 438.	ternation	al Solid-
	AT	<u>3</u>	in 0.8 m	, G. and Room <sup>2</sup> ," <i>IEEE Jo</i> 1999, pp. 1	urnal of Soli	65-mW, 10-bit d-State Circu	, 40-Msample/ its, IEEE, Vo	s BiCMOS 1 1. 34, No	Nyquist ADC . 12,
EXAMINER					······································		DATE CONS	IDERED	
			<del></del>						<del></del>
EXAMINER: line throug	h citat:	ion i	f not in o	considered, w	whether or no	citation is	in conformant de copy of th	ce with MF	PEP 609. Draw

FORM	PTO-1449	ı
INFORMATION D	ISCLOSURE	STATEMENT

communication to Applicant.

ATTY. DOCKET NO.	APPLICATION NO.
1875.2800001	To Be Assigned
APPLICANT Mulder et al.	
FILING DATE	GROUP
Herewith	To Be Assigned

				υ.	S. PATENT DOCU	ments				
EXAMINER INITIAL		DOC NUM	UMENT BER	DATE	NAME		CLASS	SUB- CLASS	FILING DATE	
	AA4					· · · · · · · · · · · · · · · · · · ·				
	AB4									
	AC4									
	AD4									
	AE4									
	AF4		<u> </u>							
	AG4									
	AH4									
	AI4									
	AJ4									
	AK4									
				FORI	EIGN PATENT DOC	UMENTS				
EXAMINER INITIAL		DOC:	UMENT BER	DATE	COUNTRY	COUNTRY	CLASS	SUB- CLASS	TRANSLATION	
	AL4					<del></del>			Yes No	
	AM4	$oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{ol}}}}}}}}}}}}}}}}}}$				·			Yes No	
·	AN4								Yes No	
	A04					· · · · · · · · · · · · · · · · · · ·			Yes No	
	AP4								Yes No	
	_		OTHER (Inc	luding Autho	or, Title, Date	, Pertinent Pa	ges, etc.)			
	AR	<u>4</u>	Consumpt	S. et al., lon," <i>IEEE J</i> e 1990, pp. 16	"An 8-bit 20-N ournal of Solid 57-172.	15/s CMOS A/D C 1-State Circuit	Converter v	vith 50-mW Vol. 25, N	Power o. 1,	
	AS	4	A/D Conve	J.M. and Wooley, B.A., "A Continuously Calibrated 12-b, 10-MS/s, 3 verter," <i>IEEE Journal of Solid-State Circuits</i> , IEEE, Vol. 33, No. 1 r 1998, pp. 1920-1931.						
	AT	<u>4</u>	Ito, M. e Solid-Sta	Ito, M. et al., "A 10 bit 20 MS/s 3 V Supply CMOS A/D Converter," <i>IEEE Journal of</i> Solid-State Circuits, IEEE, Vol. 29, No. 12, December 1994, pp. 1531-1536.						
EXAMINER			-		····	<del></del>	DATE CONS	IDERED		

	ATTY. DOCKET NO. 1875.2800001	APPLICATION NO. To Be Assigned		
FORM PTO-1449  INFORMATION DISCLOSURE STATEMENT	APPLICANT Mulder et al.			
	FILING DATE Herewith	GROUP To Be Assigned		

				v.s.	PATENT DOCUMENTS				
EXAMINER INITIAL		DOCU	UMENT BER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE	
	AA5								
	AB5	<u> </u>							
_	AC5	<u> </u>							
	AD5	<del> </del>							
	AE5	<del> </del>							
	AF5	<u> </u>							
	AG5	↓							
	AH5	↓							
	AI5	↓	<u>-                                      </u>	<u> </u>					
<del>-</del>	AJ5	<u> </u>							
	AK5	<u> </u>							
	<del></del>		***	FOREIG	N PATENT DOCUMENTS				
EXAMINER INITIAL		DOCU NUME	UMENT BER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION	
	AL5							Yes No	
	AM5							Yes No	
	AN5	<u> </u>						Yes No	
	A05							Yes No	
	AP5							Yes No	
			OTHER (Incl	uding Author,	Title, Date, Pertinent Page	es, etc.)			
	AR	5]	Errors in	Kattman, K. and Barrow, J., "A Technique for Reducing Differential Non-Linearity Errors in Flash A/D Converters," <i>IEEE International Solid-State Conference</i> , IEEE, 1991, pp. 170-171.					
	AS	<u>5</u>	Kusumoto, Journal of 1206.	Gusumoto, K. et al., "A 10-b 20-MHz 30-mW Pipelined Interpolating CMOS ADC," IEEE Tournal of Solid-State Circuits, IEEE, Vol. 28, No. 12, December 1993, pp. 1200-206.					
	AT	<u>5</u>	Lewis, S. of Solid-S	et al., "A 10 State Circuits	-b 20-Msample/s Analog-to-D , IEEE, Vol. 27, No. 3, Marc	igital Con ch 1992, p	verter," .pp. 351-35	IEEE Journal 8.	
EXAMINER	-				I	DATE CONSI	DERED		

	ATTY. DOCKET NO. 1875.2800001	APPLICATION NO. To Be Assigned		
FORM PTO-1449  INFORMATION DISCLOSURE STATEMENT	APPLICANT Mulder et al.			
	FILING DATE Herewith	GROUP To Be Assigned		

				υ.s	. PATENT DOCUMENTS				
EXAMINER INITIAL		DOC	UMENT BER	DATE	NAME		CLASS	SUB- CLASS	FILING DATE
	AA6								
	AB6					· · · · · ·		T	1
	AC6								
	AD6								
	AE6		•						
	AF6	Τ							
	AG6		25						
	AH6								
	AI6								
	AJ6								
	AK6								
				FORE	IGN PATENT DOCUMENT	rs			
EXAMINER INITIAL		DOC	UMENT	DATE	COUNTRY		CLASS	SUB- CLASS	TRANSLATION
	AL6								Yes No
	AM6								Yes No
	AN6								Yes No
	A06		-						Yes No
· -,-									Yes
	AP6				r, Title, Date, Per		<u> </u>		No
	AR	<u>6</u>	Mehr, I.	and Singer,	L., "A 55-mW, 10-bi -State Circuits, IE	it, 40-Msam	ple/s Nyo	quist-Rate	CMOS ADC," 00, pp. 318-
	AS	<u>6</u>	End," IE	agaraj, K. et al., "Efficient 6-Bit A/D Converter Using a 1-Bit Folding Front nd," <i>IEEE Journal of Solid-State Circuits</i> , IEEE, Vol. 34, No. 8, August 1999, p. 1056-1062.					
-	AT	6	Converte	Tagaraj, K. et al., "A Dual-Mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D Converter in a 0.25-μm Digital CMOS," <i>IEEE Journal of Solid-State Circuits</i> , IEEE, 701. 35, No. 12, December 2000, pp. 1760-1768.					
EXAMINER						I	DATE CONS	IDERED	

## FORM PTO-1449 INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO. 1875.2800001	APPLICATION NO. To Be Assigned		
APPLICANT Mulder et al.			
FILING DATE Herewith	GROUP To Be Assigned		

				v.s.	PATENT DOCUMENTS				
EXAMINER INITIAL		DOC	UMENT BER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE	
	AA7		<del></del>						
	AB7								
	AC7							_	
	AD7	<u> </u>	<u></u> _						
	AE7	<u> </u>							
	AF7	<u> </u>							
	AG7	ļ		·			ļ		
	AH7								
	AI7								
	AJ7	-							
	AK7	<u> </u>					<u> </u>	<u> </u>	
				FOREIG	N PATENT DOCUMENTS				
EXAMINER INITIAL		DOC!	UMENT BER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION	
	AL7							Yes No	
	AM7							Yes No	
	AN7							Yes No	
	A07							Yes No	
	AP7							Yes No	
			OTHER (Incl	uding Author,	Title, Date, Pertinent Pag	ges, etc.)	<del>*************************************</del>	· · · · · · · · · · · · · · · · · · ·	
	AR	7	Converter,	Nauta, B. and Venes, A., "A 70-MS/s 110-mW 8-b CMOS Folding and Interpolating A/D Converter," IEEE Journal of Solid-State Circuits, IEEE, Vol. 30, No. 12, December 1995, pp. 1302-1308.					
	AS	7	dB SFDR,"	Pan, H. et al., "A 3.3-V 12-b 50-MS/s A/D Converter in 0.6- $\mu$ m CMOS with over 80-dB SFDR," IEEE Journal of Solid-State Circuits, IEEE, Vol. 35, No. 12, December 2000, pp. 1769-1780.					
_	AT	<u>7</u>	Song, W-C.	et al., "A l ce Circuits, I	0-b 20-Msample/s Low-Power EEE, Vol. 30, No. 5, May 1	CMOS ADC,	" <i>IEEE Jo</i> u 14-521.	ernal of	
EYAMINED					<del></del>	DAME COMO	T D D D D D		

FORM PTO-1449	
INFORMATION DISCLOSURE STATE	EMENT

ATTY. DOCKET NO. 1875.2800001	APPLICATION NO. To Be Assigned
APPLICANT Mulder et al.	
FILING DATE Herewith	GROUP To Be Assigned

				บ.ร.	PATENT DOCUMENTS				
EXAMINER INITIAL		DOC:	UMENT BER	DATE	NAME		CLASS	SUB- CLASS	FILING DATE
	AA8		-				-		
	AB8								
	AC8							1	· · · · · · · · · · · · · · · · · · ·
	AD8								
	AE8								
	AF8								
	AG8								
	AH8								
	AI8						ļ	<u> </u>	
	AJ8	<u> </u>							
	AK8	<u> </u>			<u> </u>				
		_		FOREIG	N PATENT DOCUMENTS				
EXAMINER INITIAL		DOC!	UMENT BER	DATE	COUNTRY		CLASS	SUB- CLASS	TRANSLATION
==:	AL8								Yes No
-	8MA								Yes No
	AN8								Yes No
	A08								Yes No
	AP8								Yes No
			OTHER (Inc	luding Author,	Title, Date, Perti	nent Page	s, etc.)	· ·	
	AR	<u>8</u>			10-bit 200-MS/s CMO State Circuits, IEEE				
	AS	8	Parametri	Caft, R.C. and Tursi, M.R., "A 100-MS/s 8-b CMOS Subranging ADC with Sustained Parametric Performance from 3.8 V Down to 2.2 V," IEEE Journal of Solid-State Sircuits, IEEE, Vol. 36, No. 3, March 2001, pp. 331-338.					
	AT	<u>8</u>	0.35-μm CI	loeg, H. and R MOS," <i>IEEE Jo</i> u 1999, pp. 1803	emmers, R., "A 3.3- ernal of Solid-State -1811.	V, 10-b 2 Circuit	25-Msample s, IEEE, V	e/s Two-St /ol. 34, N	ep ADC in o. 12,
EXAMINER	<del></del>		L	<del>-</del>		r	ATE CONSI		<del></del>

	1875.2800001	To Be Assigned		
FORM PTO-1449  INFORMATION DISCLOSURE STATEMENT	APPLICANT Mulder et al.			
	FILING DATE Herewith	GROUP To Be Assigned		

				U.S.	PATENT DOCUMENTS				
EXAMINER INITIAL			UMENT BER	DATE	NAME		CLASS	SUB- CLASS	FILING DATE
	AA9				<del></del>				
-	AB9								
	AC9					<del>'</del>			
	AD9								
	AE9								
	AF9								
	AG9								
	AH9								
	AI9								
	AJ9								
	AK9								
				FOREI	GN PATENT DOCUMENTS				
EXAMINER INITIAL			UMENT	DATE	COUNTRY		CLASS	SUB- CLASS	TRANSLATION
	AL9		-						Yes No
	AM9								Yes No
	AN9							-	Yes No
	A09								Yes No
	AP9		· · · <u>· · · · · · · · · · · · · · · · </u>						Yes No
			OTHER (Inc	luding Author	, Title, Date, Perti	nent Pages	s, etc.)		
	AR	<u>9</u>	With Mixe	d-Signal Chop	l., "A 2.5-V 12-b 54 ping and Calibration 6, No. 12, December	," IEEE J	ournal c	of Solid-S	C in 1-mm² tate
	AS	<u>9</u>	Interpola	orenkamp, P. and Roovers, R., "A 12-b, 60-Msample/s Cascaded Folding and nterpolating ADC," <i>IEEE Journal of Solid-State Circuits</i> , IEEE, Vol. 32, No. 12, ecember 1997, pp. 1876-1886.					
	AT	<u>9</u>	Wang, Y-T	. and Razavi, te Circuits,	B., "An 8-bit 150-M IEEE, Vol. 35, No. 3	Hz CMOS A	/D Conve	rter," <i>IE</i> 308-317.	EE Journal of
EXAMINER			<del></del>		71 29.	l nz	TE CONS	TDEBED	

	ATTY. DOCKET NO. 1875.2800001	APPLICATION NO. To Be Assigned		
FORM PTO-1449  INFORMATION DISCLOSURE STATEMENT	APPLICANT Mulder et al.			
	FILING DATE Herewith	GROUP To Be Assigned		

				v.s	. PATENT DOCUMENTS					
EXAMINER INITIAL		DOC!	UMENT BER	DATE	NAME		CLASS	SUB- CLASS	FILING DATE	
	AA10									
	AB10									
	AC10									
	AD10									
	AE10									
-	AF10									
	AG10									
	AH10									
	AI10									
	AJ10									
	AK10									
				FORE	GN PATENT DOCUMENTS					
EXAMINER INITIAL		DOCUMENT NUMBER		DATE	COUNTRY		CLASS	SUB- CLASS	TRANSLATION	
	AL10								Yes No	
	AM10	ļ							Yes No	
	AN10								Yes	
	A010	-							Yes No	
	AP10	)							Yes No	
	<del></del>		OTHER (Inc	luding Author	, Title, Date, Perti	nent Pag	ges, etc.)			
	Yotsuyanagi, M. et al., "A 2 V, 10 b, 20 Msample/s, Mixed-Mode Subranging A/D Converter," <i>IEEE Journal of Solid-State Circuits</i> , IEEE, Vol. 30, No. December 1995, pp. 1533-1537.									
	AS	<u>10</u>	Yu, P.C. and Lee, H-S., "A 2.5-V, 12-b, 5-Msample/s Pipelined CMOS ADC," IEEE Journal of Solid-State Circuits, IEEE, Vol. 31, No. 12, December 1996, pp. 189							
	AT	10	Miyazaki et al., "A 16mW 30MSample/s 10b Pipelined A/D Converter using a Pseudo- Differential Architecture", ISSCC 2002/Session 10/High-Speed ADCs/10.5, February 5, 2002, 3 pgs.							
EXAMINER			1		·		DATE CONS	IDERED		

									Page 11 of 11		
								CATION NO Assigned	).		
INF			PTO-1449 CLOSURE STA	ATEMENT	APPLICANT Mulder et al.						
					FILING DATE Herewith			UP Be Assigned			
				υ.s.	PATENT DOCUMENTS						
EXAMINER INITIAL		DOC	UMENT BER	DATE	NAME	CL	ASS	SUB- CLASS	FILING DATE		
	AA11										
	AB11	ļ									
	AC11	<del> </del>									
	AD11	ļ						<del> </del>	<del> </del>		
	AE11 AF11	+-						<del> </del>	<del> </del>		
	AG11	<del>                                     </del>						<del> </del>	<del> </del>		
	AH11		- <u> </u>						<u> </u>		
	AI11										
	AJ11										
	AK11		<del></del>					<u> </u>			
	1	1		FOREIG	N PATENT DOCUMENTS			1	1		
EXAMINER INITIAL		DOCUMENT NUMBER		DATE	COUNTRY	CL	CLASS S		TRANSLATION		
	AL11								Yes No		
	AM11							İ	· · · · Yes		
	AN11								Yes		
									Yes		
· -	AP11	<del>                                     </del>							Yes No		
<del></del>	TAPIT	<del></del>	OTHER (Inc.)	luding Author.	Title, Date, Pertinent I	Pages.	etc.)	<u> </u>	1		
						. ugos,	,		* : ".		
	AR	<u>11</u>	Sushihara et al., "A 7b 450MSample/s 50mW CMOS ADC in 0.3 mm²", ISSCC 2002/Session 10/High-Speed ADCs/10.3, February 5, 2002, 3 pgs.								
									iti Tan meti.		
	AS	<u>11</u>	Dinguisl et al Man 9-MMg CMOS Subranging 9-Bit A/D Converter" TEEF Tournal of								
	АТ	<u>11</u>							٠.		
EXAMINED								TDERED			
P. X AIVI I NI H. W						I DATE	CONS	1 DER R. P. (1)			